

1.5-kV and 2.2-m Ω -cm² Vertical GaN Transistors on Bulk-GaN Substrates

Hui Nie, *Senior Member, IEEE*, Quentin Diduck, *Member, IEEE*, Brian Alvarez, Andrew P. Edwards, Brendan M. Kayes, *Senior Member, IEEE*, Ming Zhang, Gangfeng Ye, Thomas Prunty, Dave Bour, *Fellow, IEEE*, and Isik C. Kizilyalli, *Fellow, IEEE*

Abstract—In this letter, vertical GaN transistors fabricated on bulk GaN substrates are discussed. A threshold voltage of 0.5 V and saturation current >2.3 A are demonstrated. The measured devices show breakdown voltages of 1.5 kV and specific ON-resistance of 2.2 m Ω -cm², which translates to a figure-of-merit of $V_{BR}^2/R_{ON} \sim 1 \times 10^9 \text{ V}^2 \cdot \Omega^{-1} \cdot \text{cm}^{-2}$.

Index Terms—Gallium nitride, vertical transistors, power semiconductor devices.

I. INTRODUCTION

THERE is a great interest in developing switching power devices based on wide bandgap materials [1]–[9], such as silicon carbide (SiC) and gallium nitride (GaN) since silicon power devices are approaching material physical limits. The theoretical material property based power device figure-of-merit of GaN is significantly better than Si [1]. To date, a majority of the GaN power device development effort has been directed toward lateral devices, such as high-electron mobility transistors (HEMTs), fabricated in thin layers of GaN that are grown on foreign substrates. Some well-known issues include current-collapse, dynamic on-resistance, and inability to support avalanche breakdown [2]. By fabricating power semiconductor devices on bulk GaN substrates, it is expected to be possible to realize the material limit potential of GaN including true avalanche breakdown capability and to create vertical architectures that can do not suffer from thermal management issues associated with thin film surfaces, and provide increased number of die on a wafer.

Vertical GaN diodes with breakdown voltages up to 3.7 kV have been fabricated on bulk GaN substrates [7], [8], [10]–[12]. However, due to the low availability of suitable substrates and process complexities such as a lack of selective area doping, it has been challenging to demonstrate high performance vertical GaN transistors [13]–[16].

In this letter, we report on vertical GaN transistors with breakdown voltages of 1.5 kV fabricated on pseudo-bulk GaN substrates. The transistors have a positive threshold voltage and exhibit a specific on-resistance of 2.2 m Ω -cm².

Manuscript received June 11, 2014; revised July 2, 2014; accepted July 11, 2014. Date of publication August 1, 2014; date of current version August 21, 2014. This work was supported by the ARPA-E SWITCHES Program. The review of this letter was arranged by Editor S.-H. Ryu.

The authors are with Avogy Inc., San Jose, CA 95134 USA (e-mail: kizilyalli@ieee.org).

Digital Object Identifier 10.1109/LED.2014.2339197




Fig. 1. Schematic cross-section the vertical GaN transistor on bulk GaN.

II. GROWTH AND FABRICATION

The necessity of growing GaN on mismatched substrates such as sapphire, silicon, and silicon carbide creates difficulties for vertical device structures and results in poor material quality with high defect densities. In this letter, high performance vertical GaN power transistors have been achieved through homoepitaxial growth on GaN substrates and through the development of processing techniques applicable to the vertical p-n devices and their edge termination [17]–[20].

A schematic cross-section diagram of a vertical GaN transistor is shown in Fig. 1. The GaN layers comprising the p-type blocking layers and the vertical drift region were epitaxially grown by metal-organic chemical vapor deposition (MOCVD) on 2-inch bulk GaN substrates. Imaging plan-view cathodoluminescence (CL) reveals that the threading dislocation density in the films grown over bulk GaN substrates is 10^4 cm^{-2} , or at least 4 orders of magnitude lower than for GaN films grown on Si or SiC substrates. The maximum breakdown voltage of the device is determined by the design of the n-type drift-layer layer doping and the thickness. The nominal drift region net doping density for the devices in this study is $N_D - N_A = 1 \times 10^{16} \text{ cm}^{-3}$, while the drift layer thickness is 15 μm . The p-region is realized by in-situ growth of Mg-doped p⁺ GaN epitaxial layer on top of the n-type GaN epitaxial drift region. Narrow trenches were etched using a Cl-based chemistry in an inductively coupled plasma (ICP) process. An n-type GaN layer was regrown to fill the trenches and form




Fig. 2. Transistor cross section and top view image.

a channel above the patterned p-type GaN layer. The n-type layer was capped by an AlGaIn layer with 20% Al content. The AlGaIn/GaN interface resulted in a 2DEG channel due to polarization induced charge at the hetero-interface. Finally, the p-type GaN layer was deposited and patterned to form the top gate. The thickness and doping of the p-GaN layer in the channel region, and the charge at the AlGaIn/GaN interface were designed to result in a positive threshold voltage.

The buried p-body layer can be contacted using an appropriate metal for ohmic contact to p-type GaN, such as Pd, Pt, or Sc. In these devices, a Sc/Au stack was utilized. The source electrode was Ti/Al based. The source electrode overlapped with the buried p-body electrode to minimize the cell pitch. The contact to the buried p-GaN and the Ti/Al source electrode were simultaneously subject to a rapid thermal anneal. The gate electrode was also Sc based and was separately annealed. A 500 nm thick SiN_x film serving as an inter-layer dielectric (ILD) was deposited by plasma-enhanced chemical vapor deposition (PECVD). Via contact holes were patterned for both the source and the gate. Finally, 4 μm thick source and gate pad metals were deposited for wire bonding and current spreading. A backside contact (drain) was formed by evaporating aluminum onto the bottom of an n⁺-type GaN substrate. The SEM cross section and chip dimensions are (0.35mm × 0.48mm, active area is 0.15 mm²) shown in Fig. 2.

III. MEASUREMENT AND DISCUSSION

In order to obtain a positive threshold device, the positive charge in the p-GaN top gate layer, the charge in the polarization induced 2DEG, the doping in the n-type channel layer, and the proximity of the buried p-GaN layer must be balanced. The maximum allowable positive gate swing allowed for a GaN p-n diode gate is approximately 3 V before the onset of significant current flow. These devices typically exhibited a gate current of approximately 4 mA at $V_G = 3$ V. A maximum threshold target of 1.8 V was desired to provide sufficient gate swing to fully open the channel so that the on-state resistance is not severely compromised. For a normally off power device, which was the intended target




Fig. 3. DC output and transfer characteristics of the vertical GaN transistor.




Fig. 4. Reverse current-voltage characteristics of the vertical GaN transistor.

of this design, the positive threshold should be high enough so that off-state current is minimized at the rated blocking voltage. The length of the channel region was chosen to be sufficient to preclude the effect of the drain voltage on the potential barrier in the channel in the off-state. Fig. 3 shows the output and transfer characteristics of the device in this study. This device has a linearly extrapolated threshold voltage of 0.5 V, and has a saturation current greater than 2.3 A. The active area is 0.15 mm² which translates to a current density of 1.5 kA/cm². A differential specific on resistance of 2.2 mΩ·cm² is calculated based on resistance measurements and the active area given.

The reverse characteristics of the transistor are shown in Fig. 4. The measurement was performed on-wafer using a temperature stage and needle probes. The breakdown voltage (at 1 mA) is 1.5kV at $T = 300^\circ\text{K}$. The edge termination scheme used in the transistors here are similar to those in the p-n junction diodes that operate in the avalanche region [10]–[12], [17]. However, we can't be certain that the breakdown is due to avalanche. The topic is being studied and results will be published in the future.

Combining the measured breakdown voltage and the specific on resistance translates into a power device figure-of-merit [21] of $V_{BR}^2/R_{ON} = 1.0 \times 10^9 \text{ V}^2 \cdot \Omega^{-1} \cdot \text{cm}^{-2}$.




Fig. 5. Power device figure-of-merit comparison of this study to Si theoretical limit. Also shown are the previous Avogy vertical diode results.

Figure 5 depicts the placement of this data point on the power device figure-of-merit chart along with our earlier diode results. The diode results serve to illustrate the gap between this FET and the best measured bulk GaN p-n diodes. Clearly, much optimization work is needed to cover the performance gap.

IV. CONCLUSIONS

Vertical GaN transistors using bulk GaN substrates were fabricated. These transistors exhibit larger than 2.3A saturation current, breakdown voltages of 1.5kV, area differential specific on-resistance of 2.2 m Ω -cm², and a FOM of 1.0×10^9 V² · Ω^{-1} · cm⁻². Some critical and differentiating features of the device presented here are the use of a junction termination extension scheme (rather than field plates or simple implant based isolation) and the shorting of the buried p-GaN layer to the source contact. The results are encouraging for vertical GaN-based device architectures to increase performance of future high power electronics systems. Future optimization work will focus on improving the edge termination, substrate thinning to reduce resistance, and reducing leakage currents.

ACKNOWLEDGMENTS

Contributions of M. Raj, P. Tang, O. Aktas, R. Orr, and P. Bui-Quang are gratefully acknowledged.

REFERENCES

- [1] T. P. Chow, "GaN power devices," in *Proc. Int. Symp. Power Semicond. Devices ICs, Short Course*, 2008, pp. 159–186.
- [2] E. Zanoni *et al.*, "AlGaIn/GaN-based HEMTs failure physics and reliability: Mechanisms affecting gate edge and Schottky junction," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3119–3131, Oct. 2013.
- [3] J. Palmour *et al.*, "SiC power devices for smart grid systems," in *Proc. Int. Power Electron. Conf.*, Jun. 2010, pp. 1006–1013.
- [4] J. W. Johnson *et al.*, "Breakdown voltage and reverse recovery characteristics of free-standing GaN Schottky rectifiers," *IEEE Trans. Electron Devices*, vol. 49, no. 1, pp. 32–36, Jan. 2002.
- [5] Y. Uemoto *et al.*, "8300 V blocking voltage AlGaIn/GaN power HFET with thick poly-AlN passivation," in *IEEE IEDM Tech. Dig.*, Dec. 2007, pp. 861–864.
- [6] Y. Dora *et al.*, "High breakdown voltage achieved on AlGaIn/GaN HEMTs with integrated slant field plates," *IEEE Electron Device Lett.*, vol. 27, no. 9, pp. 713–715, Sep. 2006.
- [7] Y. Hatakeyama *et al.*, "Over 3.0 GW/cm² figure-of-merit GaN p-n junction diodes on free-standing GaN substrates," *IEEE Electron Device Lett.*, vol. 32, no. 12, pp. 1674–1676, 2011.
- [8] Y. Saitoh *et al.*, "Extremely low on-resistance and high breakdown voltage observed in vertical GaN Schottky barrier diodes with high-mobility drift layers on low-dislocation-density GaN substrates," *Appl. Phys. Exp.*, vol. 3, no. 8, pp. 081001-1–081001-3, 2010.
- [9] B. Lu and T. Palacios, "High breakdown (>1500 V) AlGaIn/GaN HEMTs by substrate transfer technology," *IEEE Electron Device Lett.*, vol. 31, no. 9, pp. 951–953, 2010.
- [10] I. C. Kizilyalli *et al.*, "3.7 kV vertical GaN PN diodes," *IEEE Electron Device Lett.*, vol. 35, no. 2, pp. 247–249, Feb. 2014.
- [11] I. C. Kizilyalli *et al.*, "High voltage vertical GaN p-n diodes with avalanche capability," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3067–3070, Oct. 2013.
- [12] D. Disney *et al.*, "Vertical power diodes in bulk GaN," in *Proc. Int. Symp. Power Semicond. Devices ICs (ISPSD)*, May 2013, pp. 59–62.
- [13] S. Chowdhury *et al.*, "CAVET on bulk GaN substrates achieved with MBE-regrown AlGaIn/GaN layers to suppress dispersion," *IEEE Electron Device Lett.*, vol. 33, no. 1, pp. 41–43, Jan. 2012.
- [14] M. Kanechika *et al.*, "A vertical insulated gate AlGaIn/GaN heterojunction field effect transistor," *Jpn. J. Appl. Phys.*, vol. 46, nos. 20–24, pp. L503–L505, 2007.
- [15] H. Otake *et al.*, "Vertical GaN-based trench gate metal oxide semiconductor field effect transistors on GaN bulk substrates," *Appl. Phys. Exp.*, vol. 1, no. 1, p. 011105, 2008.
- [16] T. Oka "Vertical GaN-based trench metal oxide semiconductor field-effect transistors on a free-standing GaN substrate with blocking voltage of 1.6 kV," *Appl. Phys. Exp.*, vol. 7, no. 2, p. 021002, 2014.
- [17] D. R. Disney *et al.*, "Method and system for fabricating edge termination structures in GaN materials," U.S. Patent 8741707, Jun. 3, 2014.
- [18] J. Laroche *et al.*, "Design of edge termination for GaN power Schottky diodes," *J. Electrochem. Mater.*, vol. 34, no. 4, pp. 370–374, 2005.
- [19] A. Bolotnikov *et al.*, "Junction termination extension implementing drive-in diffusion of boron for high-voltage SiC devices," *IEEE Trans. Electron Devices*, vol. 57, no. 8, pp. 1930–1935, Aug. 2007.
- [20] A. M. Ozbek and B. J. Baliga, "Planar nearly ideal edge-termination technique for GaN devices," *IEEE Electron Device Lett.*, vol. 32, no. 3, pp. 300–302, Mar. 2011.
- [21] K. Shenai, R. Scott, and B. Baliga, "Optimum semiconductors for high-power electronics," *IEEE Trans. Electron Devices*, vol. 36, no. 9, pp. 1811–1823, Sep. 1989.